View AT25512N-SH-T_688799.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 2 3 4 8 7 6 5 cs so wp gnd vcc hold sck si 8-lead soic 1 2 3 4 8 7 6 5 cs so wp gnd vcc hold sck si 8-lead tssop 1 2 3 4 8 7 6 5 vcc hold sck si cs so wp gnd 8-lead sap bottom view features ? serial peripheral inte rface (spi) compatible ? supports spi modes 0 (0,0) and 3 (1,1) ? data sheet describes mode 0 operation ? low-voltage operation ? 1.8 (v cc = 1.8v to 5.5v) ? 20 mhz clock rate (4.5 ? 5.5v) ? 128-byte page mode and byte write operation supported ? block write protection ? protect 1/4, 1/2, or entire array ? write protect (wp ) pin and write disable instructions for both hardware and so ftware data protection ? self-timed write cycle (5 ms max) ? high-reliability ? endurance: 1 million write cycles ? data retention: >40 years ? lead-free/halogen-free devices ? 8-lead jedec soic, 8-lead t ssop and 8-lead sap packages ? die sales: wafer form, wa ffle pack, and bumped die description the at25512 provides 524,288 bits of seri al electrically-erasable programmable read only memory (eeprom) organized as 65,536 words of 8 bits each. the device is opti- mized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. the dev ices are available in space saving 8-lead jedec soic, 8-lead tssop and 8-lead sap packages. in additi on, the entire family is available in 1.8v (1.8v to 5.5v) versions. the at25512 is enabled through the chip select pin (cs ) and accessed via a 3-wire interface consisting of serial data input (si), serial data output (so), and serial clock (sck). all programming cycles ar e completely self-timed, and no separate erase cycle is required before write. table 0-1. pin configurations pin name function cs chip select sck serial data clock si serial data input so serial data output gnd ground vcc power supply wp write protect hold suspends serial input nc no connect 5165g?seepr?9/09 spi serial eeprom 512k (65,536 x 8) at25512
2 5165g?seepr?9/09 at25512 block write protection is enabled by programming the status register with top ?, top ? or entire array of write protection. separate program enable and program disable instructions are pro- vided for additional data protection. hardware data protection is provided via the wp pin to protect against inadvertent write attemp ts to the status register. the hold pin may be used to suspend any serial communication without resetting the serial sequence. figure 1-1. block diagram 1. absolute maximum ratings* operating temperature .................................? 55 c to +125 c *notice: stresses beyond those listed under ?absolute maxi- mum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other condi- tions beyond those indicated in the operational sec- tions of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature ....................................?65 c to +150 c voltage on any pin with respect to ground .................................... ?1.0v to +7.0v maximum operating voltage .......................................... 6.25v dc output current........................................................ 5.0 ma 65536x 8
3 5165g?seepr?9/09 at25512 note: 1. this parameter is characterized and is not 100% tested. note: 1. v il min and v ih max are reference only and are not tested. table 1-1. pin capacitance (1) applicable over recommended operating range from t a = 25 c, f = 1.0 mhz, v cc = +5.0v (unless otherwise noted) symbol test conditions max units conditions c out output capacitance (so) 8 pf v out = 0v c in input capacitance (cs , sck, si, wp , hold )6pfv in = 0v table 1-2. dc characteristics applicable over recommended operating range from t ai = ? 40c to +85c, v cc = +1.8v to +5.5v, v cc = +1.8v to +5.5v(unless otherwise noted) symbol parameter test condition min typ max units v cc1 supply voltage 1.8 5.5 v v cc2 supply voltage 2.7 5.5 v v cc3 supply voltage 4.5 5.5 v i cc1 supply current v cc = 5.0v at 20 mhz, so = open, read 9.0 10.0 ma i cc2 supply current v cc = 5.0v at 10 mhz, so = open, read, write 5.0 7.0 ma i cc3 supply current v cc = 5.0v at 1 mhz, so = open, read, write 2.2 3.5 ma i sb1 standby current v cc = 1.8v, cs = v cc 0.2 3.0 a i sb2 standby current v cc = 2.7v, cs = v cc 0.5 3.0 a i sb3 standby current v cc = 5.0v, cs = v cc 2.0 5.0 a i il input leakage v in = 0v to v cc ?3.0 3.0 a i ol output leakage v in = 0v to v cc , t ac = 0 ? c to 70 ? c ?3.0 3.0 a v il (1) input low-voltage ?1.0 v cc x 0.3 v v ih (1) input high-voltage v cc x 0.7 v cc + 0.5 v v ol1 output low-voltage 3.6 v cc 5.5v i ol = 3.0 ma 0.4 v v oh1 output high-voltage i oh = ? 1.6 ma v cc ?0.8 v v ol2 output low-voltage 1.8v v cc 3.6v i ol = 0.15 ma 0.2 v v oh2 output high-voltage i oh = ? 100 a v cc ?0.2 v
4 5165g?seepr?9/09 at25512 table 1-3. ac characteristics applicable over recommended operating range from t ai = ? 40 ? c to + 85 ? c, v cc = as specified, cl = 1 ttl gate and 30 pf (unless otherwise noted) symbol parameter voltage min max units f sck sck clock frequency 4.5?5.5 2.7?5.5 1.8?5.5 0 0 0 20 10 5 mhz t ri input rise time 4.5?5.5 2.7?5.5 1.8?5.5 2 2 2 s t fi input fall time 4.5?5.5 2.7?5.5 1.8?5.5 2 2 2 s t wh sck high time 4.5?5.5 2.7?5.5 1.8?5.5 20 40 80 ns t wl sck low time 4.5?5.5 2.7?5.5 1.8?5.5 20 40 80 ns t cs cs high time 4.5?5.5 2.7?5.5 1.8?5.5 100 100 200 ns t css cs setup time 4.5?5.5 2.7?5.5 1.8?5.5 100 100 200 ns t csh cs hold time 4.5?5.5 2.7?5.5 1.8?5.5 100 100 200 ns t su data in setup time 4.5?5.5 2.7?5.5 1.8?5.5 5 10 20 ns t h data in hold time 4.5?5.5 2.7?5.5 1.8?5.5 5 10 20 ns t hd hold setup time 4.5?5.5 2.7?5.5 1.8?5.5 5 10 20 ns t cd hold hold time 4.5?5.5 2.7?5.5 1.8?5.5 5 10 20 ns t v output valid 4.5?5.5 2.7?5.5 1.8?5.5 0 0 0 20 40 80 ns t ho output hold time 4.5?5.5 2.7?5.5 1.8?5.5 0 0 0 ns t lz hold to output low z 4.5?5.5 2.7?5.5 1.8?5.5 0 0 0 25 50 100 ns
5 5165g?seepr?9/09 at25512 notes: 1. this parameter is characterized and is no t 100% tested. contact atmel for further information. 2. serial interface description master: the device that genera tes the serial clock. slave: because the serial clock pin (sck) is always an input, the at25512 always operates as a slave. transmitter/receiver: the at25512 has separate pins designated for data transmission (so) and reception (si). msb: the most significant bit (msb) is the first bit transmitted and received. serial op-code: after the device is selected with cs going low, the first byte will be received. this byte contains the op-code that defines the operations to be performed. invalid op-code: if an invalid op-code is received, no data will be shifted into the at25512, and the serial output pin (so) will remain in a high impedance st ate until the falling edge of cs is detected again. this will reinit ialize the serial communication. chip select: the at25512 is selected when the cs pin is low. when the device is not selected, data will not be accepted vi a the si pin, and the serial ou tput pin (so) will remain in a high impedance state. hold: the hold pin is used in conjunction with the cs pin to select the at25512. when the device is selected and a serial sequence is underway, hold can be used to pause the serial communication with the master device without resetting the serial sequence. to pause, the hold pin must be brought low while the sck pin is low. to resume serial communication, the hold pin is brought high while the sck pin is low (sck may still toggle during hold ). inputs to the si pin will be ignored while the so pin is in the high impedance state. write protect: the write protect pin (wp ) will allow normal read/wri te operations when held high. when the wp pin is brought low and wpen bit is ?1?, all write operations to the status reg- ister are inhibited. wp going low while cs is still low will interrupt a writ e to the status register. if the internal write cycle has already been initiated, wp going low will have no effect on any write operation to the status register. the wp pin function is blocked when the wpen bit in the status register is ?0?. this will a llow the user to install the at 25512 in a system with the wp pin tied to t hz hold to output high z 4.5?5.5 2.7?5.5 1.8?5.5 25 50 100 ns t dis output disable time 4.5?5.5 2.7?5.5 1.8?5.5 25 50 100 ns t wc write cycle time 4.5?5.5 2.7?5.5 1.8?5.5 5 5 5 ms endurance (1) 5.0v, 25 ? c, page mode 1m write cycles table 1-3. ac characteristics (continued) applicable over recommended operating range from t ai = ? 40 ? c to + 85 ? c, v cc = as specified, cl = 1 ttl gate and 30 pf (unless otherwise noted) symbol parameter voltage min max units
6 5165g?seepr?9/09 at25512 ground and still be able to write to the status register. all wp pin functions are enabled when the wpen bit is set to ?1?. figure 2-1. spi serial interface 3. functional description the at25512 is designed to interface directly with the synchronous serial peripheral interface (spi) of the 6800 type series of microcontrollers. the at25512 utilizes an 8-bit instruction register. the list of instructions and their operation codes are contained in see table 4-3 . all instructions, addresses, and data are transferred with the msb first and start with a high-to-low cs transition. at25512
7 5165g?seepr?9/09 at25512 write enable (wren): the device will power-up in the write disable state when v cc is applied. all programming instructions must therefore be preceded by a write enable instruction. write disable (wrdi): to protect the device against inadvertent writes, the write disable instruction disables all programming modes. th e wrdi instruction is independent of the status of the wp pin. read status register (rdsr): the read status register in struction provides access to the status register. the ready/busy and write enable status of the device can be determined by the rdsr instruction. similarly, the block write protection bits indicate the extent of protection employed. these bits are set by using the wrsr instruction. write status register (wrsr): the wrsr instruction allows the user to select one of four levels of protection. the at25512 is divided into four array segments. top quarter (1/4), top half (1/2), or all of the memory segments can be protected. any of the data within any selected segment will therefore be read onl y. the block write protection levels and corresponding status register control bits are shown in table 3-4 . table 3-1. instruction set for the at25512 instruction name instruction format operation wren 0000 x110 set write enable latch wrdi 0000 x100 reset write enable latch rdsr 0000 x101 read status register wrsr 0000 x001 write status register read 0000 x011 read data from memory array write 0000 x010 write data to memory array table 3-2. status register format bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 wpen x x x bp1 bp0 wen rdy table 3-3. read status register bit definition bit definition bit 0 (rdy ) bit 0 = ?0? (rdy ) indicates the device is ready. bit 0 = ?1? indicates the write cycle is in progress. bit 1 (wen) bit 1 = 0 indicates the device is not write enabled. bit 1 = ?1? indicates the device is write enabled. bit 2 (bp0) see table 3-4 on page 8 . bit 3 (bp1) see table 3-4 on page 8 . bits 4 ? 6 are 0s when device is not in an internal write cycle. bit 7 (wpen) see table 3-5 on page 8 . bits 0 ? 7 are ?1?s during an internal write cycle.
8 5165g?seepr?9/09 at25512 the three bits, bp0, bp1, and wpen are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. wren, t wc , rdsr). the wrsr instruction also allows the user to enable or disable the write protect (wp ) pin through the use of the write protect enable (wpen) bit. hardware write protection is enabled when the wp pin is low and the wpen bit is ?1?. ha rdware write protection is disabled when either the wp pin is high or the wpen bit is ?0?. when the device is hardware write protected, writes to the status register, including the bloc k protect bits and the wpen bit, and the block- protected sections in the memory array are disabl ed. writes are only allowed to sections of the memory which are not block-protected. note: when the wpen bit is hardware write protected, it cannot be changed back to ?0?, as long as the wp pin is held low. read sequence (read): reading the at25512 via the so pin requires the following sequence. after the cs line is pulled low to select a device , the read op-code is transmitted via the si line followed by the byte address to be read (see table 3-6 on page 9 ). upon completion, any data on the si line will be ignored. the da ta (d7 ? d0) at the specified address is then shifted out onto the so line. if only one byte is to be read, the cs line should be driven high after the data comes out. the read sequence can be cont inued since the byte address is automati- cally incremented and data will cont inue to be shifted out. when the highest address is reached, the address counter will ro ll over to the lowest add ress allowing the entire memory to be read in one continuous read cycle. write sequence (write): in order to program the at25512, two separate instructions must be executed. first, the device must be write enabled via the write enable (wren) instruc- tion. then a write instruction may be executed. also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write table 3-4. block write protect bits level status register bits array addresses protected bp1 bp0 at25512 00 0 none 1(1/4) 0 1 c000 ? ffff 2(1/2) 1 0 8000 ? ffff 3(all) 1 1 0000 ? ffff table 3-5. wpen operation wpen wp wen protected blocks unprotected blocks status register 0 x 0 protected protected protected 0 x 1 protected writable writable 1 low 0 protected protected protected 1 low 1 protected writable protected x high 0 protected protected protected x high 1 protected writable writable
9 5165g?seepr?9/09 at25512 protection level. during an in ternal write cycle, all commands will be ignored except the rdsr instruction. a write instruction requires the following sequence. after the cs line is pulled low to select the device, the write op-code is transmitted via the si line followed by the byte address and the data (d7 ? d0) to be programmed (see table 3-6 ). programming will start after the cs pin is brought high. (the low-to-high transition of the cs pin must occur during the sck low time immediately after clocking in the d0 (lsb) data bit. the ready/busy status of the device can be dete rmined by initiating a read status register (rdsr) instruction. if bit 0 = 1, the write cycle is still in progress. if bit 0 = 0, the write cycle has ended. only the read status register instruction is enabled during the write programming cycle. the at25512 is capable of a 128-byte page write operation. after each byte of data is received, the seven low order address bits are internally incremented by one; the high order bits of the address will remain constant . if more than 128 byte s of data are transmit ted, the address coun- ter will roll over and the previously written data will be overwritte n. the at25512 is automatically returned to the write disable state at the completion of a write cycle. note: if the device is not write enabled (wren), the device will ignore the write instruction and will return to the st andby state, when cs is brought high. a new cs falling edge is required to re-initiate the serial communication. table 3-6. address key address at25512 a n a 15 ? a 0
10 5165g?seepr?9/09 at25512 4. timing diagrams (for spi mode 0 (0, 0)) figure 4-1. synchronous data timing figure 4-2. wren timing so v oh v ol hi-z hi-z t v valid in si v ih v il t h t su t dis sck v ih v il t wh t csh cs v ih v il t css t cs t wl t ho
11 5165g?seepr?9/09 at25512 figure 4-3. wrdi timing figure 4-4. rdsr timing figure 4-5. wrsr timing cs sck 01234567891011121314 si instruction so 76543210 data out msb high impedance 15
12 5165g?seepr?9/09 at25512 figure 4-6. read timing figure 4-7. write timing figure 4-8. hold timing s o s ck hold t cd t hd t hz t lz t cd t hd c s
13 5165g?seepr?9/09 at25512 5. part marking scheme at25512-th top mark only pin 1 indicator (dot) | |---|---|---|---|---|---| * a t m y w w |---|---|---|---|---|---| 5 f 1 @ |---|---|---|---|---|---| atmel lot # y = seal year ww = seal week 6: 2006 0: 2010 02 = week 2 7: 2007 1: 2011 04 = week 4 8: 2008 2: 2012 :: : :::: : 9: 2009 3: 2013 :: : :::: :: 50 = week 50 @ = country of assembly 52 = week 52
14 5165g?seepr?9/09 at25512 at25512n-sh-b/t seal year t op mark | seal week | | | |---|---|---|---|---|---|---|---| a t m l h y w w |---|---|---|---|---|---|---|---| 5 f 1 @ |---|---|---|---|---|---|---|---| * lot number |---|---|---|---|---|---|---|---| | pin 1 indicator (dot) y = seal year ww = seal week 6: 2006 0: 2010 02 = week 2 7: 2007 1: 2011 04 = week 4 8: 2008 2: 2012 :: : :::: : 9: 2009 3: 2013 :: : :::: :: 50 = week 50 52 = week 52 @ = country of assembly lot number to use all characters in marking bottom mark no bottom mark
15 5165g?seepr?9/09 at25512 at25512y7-yh-t seal year t op mark | seal week | | | |---|---|---|---|---|---|---|---| a t m l h y w w |---|---|---|---|---|---|---|---| 5 f 1 @ |---|---|---|---|---|---|---|---| * lot number |---|---|---|---|---|---|---|---| | pin 1 indicator (dot) y = seal year ww = seal week 6: 2006 0: 2010 02 = week 2 7: 2007 1: 2011 04 = week 4 8: 2008 2: 2012 :: : :::: : 9: 2009 3: 2013 :: : :::: :: 50 = week 50 52 = week 52 @ = country of assembly lot number to use all characters in marking bottom mark no bottom mark
16 5165g?seepr?9/09 at25512 6. at25512 ordering information notes: 1. ?-b? denotes bulk. 2. ?-t? denotes tape and reel. soic = 4k per reel. tsso p = 5k per reel. sap = 3k per reel. 3. available in waffle pack, tape and reel, and wafer form; order as sl788 for inkless wafer form. bumped die available upon request. please contact serial interface marketing. ordering code voltage package operation range at25512n-sh-b (1) AT25512N-SH-T (2) at25512-th-b (1) at25512-th-t (2) at25512y7-yh-t (2) 1.8 1.8 1.8 1.8 1.8 8s1 8s1 8a2 8a2 8y7 lead-free/halogen-free nipdau lead finish industrial temperature (?40 c to 85 c) at25512-w-11 (3) 1.8 die sale industrial temperature (?40 c to 85 c) package type 8s1 8-lead, 0.150" wide, plastic gull wing small outline (jedec soic) 8a2 8-lead, 4.4 mm body, plastic thin shrink small outline package (tssop) 8y7 8-lead, 6.00mm x 4.90mm body, ultra thin, dual footprint, non- leaded, small array package (sap) options ? 1.8 low-voltage (1.8v to 5.5v)
17 5165g?seepr?9/09 at25512 7. packaging information 8s1 ? jedec soic 1150 e. cheyenne mtn. blvd. color a do s pring s , co 8 0906 title drawing no. r rev. note: 3 /17/05 8s 1 , 8 -le a d (0.150" wide body), pl as tic g u ll wing s m a ll o u tline (jedec s oic) 8s 1c common dimen s ion s (unit of me asu re = mm) s ymbol min nom max note a1 0.10 ? 0.25 the s e dr a wing s a re for gener a l inform a tion only. refer to jedec dr a wing m s -012, v a ri a tion aa for proper dimen s ion s , toler a nce s , d a t u m s , etc. a1. 3 5 ? 1.75 b 0. 3 1 ? 0.51 c 0.17 ? 0.25 d4. 8 0 ? 5.05 e1 3 . 8 1? 3 .99 e 5.79 ? 6.20 e 1.27 b s c l 0.40 ? 1.27 0? ? 8 ? ? ? e e 1 1 n n c c e1 e 1 end view a a b b l l a1 a 1 e e d d top view s ide view
18 5165g?seepr?9/09 at25512 8a2 ? tssop 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 5/30/02 common dimensions (unit of measure = mm) symbol min nom max note d 2.90 3.00 3.10 2, 5 e 6.40 bsc e1 4.30 4.40 4.50 3, 5 a ? ? 1.20 a2 0.80 1.00 1.05 b 0.19 ? 0.30 4 e 0.65 bsc l 0.45 0.60 0.75 l1 1.00 ref 8a2 , 8-lead, 4.4 mm body, plastic thin shrink small outline package (tssop) notes: 1. this drawing is for general information only. refer to jedec drawing mo-153, variation aa, for proper dimensions, tolerances, datums, etc. 2. dimension d does not include mold flash, protrusions or gate burrs. mold flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. dimension e1 does not include inter-lead flash or protrusions. inter-lead flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. dimension b does not include dambar protrusion. allowable dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. dambar cannot be located on the lower radius of the foot. minimum space between protrusion and adjacent lead is 0.07 mm. 5. dimension d and e1 to be determined at datum plane h. 8a2 b side view end view top view a2 a l l1 d 1 2 3 e1 n b pin 1 indicator this corner e e
19 5165g?seepr?9/09 at25512 8y7 - sap 1150 e. cheyenne mtn. blvd. colorado springs, co 80906 title drawing no. r rev. 8y7 , 8-lead (6.00 x 4.90 mm body) ultra-thin soic array package (utsap) y7 b 8y7 10/13/05 common dimensions (unit of measure = mm) symbol min nom max note a ? ? 0.60 a1 0.00 ? 0.05 d 5.80 6.00 6.20 e 4.70 4.90 5.10 d1 3.30 3.40 3.50 e1 3.90 4.00 4.10 b 0.35 0.40 0.45 e 1.27 typ e1 3.81 ref l 0.50 0.60 0.70 d1 pin 1 id e1 l b e1 e pin 1 index area a e d a1 a
20 5165g?seepr?9/09 at25512 8. revision history doc. rev. date comments 5165g 9/2009 updated part marking scheme 5165f 3/2009 changed maximum operating voltage from 4.3v to 6.25v in the absolute maximum ratings table on page 2 5165e 8/2008 updated for 1.8v - 5.5v operation 5165d 5/2008 added part marking diagram information 5165c 8/2007 changed address bit number to seven on page 9 removed preliminary status 5165b 6/2007 changed spacing on table notes reworked figure 4-8 updated to new template changed status to preliminary 5165a 1/2007 initial document release
5165g?seepr?9/09 headquarters international atmel corporation 2325 orchard parkway san jose, ca 95131 usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 atmel asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 atmel europe le krebs 8, rue jean-pierre timbaud bp 309 78054 saint-quentin-en- yvelines cedex france tel: (33) 1-30-60-70-00 fax: (33) 1-30-60-71-11 atmel japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 product contact web site www.atmel.com technical support s_eeprom@atmel.com sales contact www.atmel.com/contacts literature requests www.atmel.com/literature disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in atmel?s terms and condi- tions of sale located on atmel?s web site, atmel assumes no li ability whatsoever and disclaims any express, implied or statutor y warranty relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particu lar purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, consequential, punitive, special or i nciden- tal damages (including, without limitation, damages for loss of profits, business interruption, or loss of information) arising out of the use or inability to use this document, even if atme l has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or comp leteness of the contents of this document and reserves the rig ht to make changes to specifications and product descriptions at any time without notice. atmel does not make any commitment to update the information contained her ein. unless specifically provided otherwise, atmel products are not suitable for, and shall not be used in, automotive applications. atmel?s products are not int ended, authorized, or warranted for use as components in applications in tended to support or sustain life. ?2009 atmel corporation. all rights reserved. atmel ? , atmel logo and combinations thereof, and ot hers, are registered trademarks or trade- marks of atmel corporation or its subsidiaries. other terms and product names may be trademarks of others.

▲Up To Search▲

Price & Availability of AT25512N-SH-T

	To Download AT25512N-SH-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .